



RISC-V & OpenHW

Thales Research & Technology, France

Nicolas VENTROUX
Jérôme QUÉVREMONT



Thales Research & Technology France

Key figures

- 240 TRT permanent research staff
- 50+ PhDs
- About 50 pers. Nokia, about 80 pers. CNRS, about 50 pers. GBUs (SIX, DMS, LAS, DIS)
- 50 invention disclosures, 35 patents / year
- 50+ scientific publications / year
- Clean rooms: 4 000 m²
 - 200 characterization & process main equipment
- 1 Nobel Prize, 3 European Research Council projects (ERC)
- 80 French or European on-going collaborative research projects

TRT Fr Research Activities are certified

- ISO 9001 V2015 (Quality),
- ISO 14001 V2015 (Environment),
- OHSAS 18001 (Health & Security).




Embedded systems at Thales

DUAL MARKETS Military & Civil



AEROSPACE



SPACE



GROUND
TRANSPORTATION



DEFENCE



SECURITY

Embedded computers are everywhere

Why Thales invests in RISC-V (and open-source HW)?

Share cost instead of purchasing IP

Open-source community

Sovereignty


*Possible commercial exploitation
without export constraints
Enable strong EU investment*

Safety

No black-box

SWaP & customization

*Exact fit between features
and application needs*



Security

*A fully auditable
processor*

■ Differentiator
■ Enabler

No vendor-locking

*Business opportunities for
support, customization...*

Software

*Large ecosystem compatible
across implementations*

Performance

State-of-the-art processor

Our RISC-V communities



RISC-V International (“the Foundation”)

- Specifies the open **RISC-V instruction set**
 - ✓ Simple & modular
 - ✓ 32- or 64-bit
 - ✓ Custom extensions
 - ✓ Covers a wide range of needs, **from MCU to HPC**
- Currently specifying **upcoming optional extensions**
- Hosts several **special interest groups (SIG)**
- Does not deliver implementations



OPENHW GROUP™
— PROVEN PROCESSOR IP —

OpenHW Group

- **Not-for-profit corporation** steered by its members
- Goal: deliver **open-source IP for production SoCs**
 - ✓ RISC-V compatible cores
 - ✓ SoC IP blocks
 - ✓ Verification environment
 - ✓ Supporting SW and tools
- Permissive, open-source, export-friendly **license**

Thales was the first French industrial company to join RISC-V as Platinum member in 2018.
Thales co-founded the OpenHW Group in 2019.

Possible exploitation in product when permissive licenses are used

- Freely use, modify, integrate in proprietary solutions
- No need to publish modifications, no viral effect

Value generation

- Share cost instead of purchasing proprietary IP
- Customize for own application
- Increase control on your solutions
- Easier white box certification

Business models

- Commercial SW/HW/tooling add-ons
- Maintenance and support offers

Reduced supplier / export risks

- Ability to fork; no end-of-life
- Significantly lower exposition to export control

OpenHW governance

- Not-profit organization steered by its members
- Based on Eclipse Foundation's processes
- Target industrial-grade quality

Participation is encouraged


- Share IP development costs
- Influence technical content
- Get recognized as a contributor

Open-source RISC-V application core

- Supports rich OSes like Linux

Common source code, two flavors:

- CV64A6
 - 64-bit
 - ARIANE donated by ETH Zürich to OpenHW
- CV32A6
 - 32-bit
 - Compact version designed by Thales



An academic project
turning into an industrial-
grade CPU core

- Fully compatible with the RISC-V open ISA
- 6-stage pipeline, single issue, branch prediction
- L1 data and instruction caches
- AXI4 interfaces
- M/S/U privileges
- Safe and secure features
- MMU and memory protection
- Ready for multi/many-core CPUs
 - e.g. open-source OpenPiton framework



A 6-stage application CPU

Different cores, one solution



- **32/64 bit**
- **MMU / baremetal**
- **Floating-point: none, SP or DP**
- **Optional PMP (physical memory protection)**
- **Optional H (hypervisor) privilege mode**
- **Configurable L1 caches**
 - Write-through/write-back
 - Size and number of ways
- **Optional coprocessor interface (CV-X-IF)**
- **Design optimizations**
 - ASIC/FPGA
- **Other options**
 - C, A, Zb* extensions
 - Generic performance counters
 - Bit extension on AXI (failure protection...)

Configure CVA6 for your application and constraints, either on ASIC and FPGA

All configurations are RISC-V compatible and supported by GCC compiler

CV-X-IF interface to extend the CVA6 instruction set


- Current or future RISC-V extensions (B, P...)
- Custom extensions (crypto, DSP, AI...)

CV-X-IF specified by OpenHW Group

- Open specification, can be used off OpenHW
- Reuse coprocessors between CORE-V cores (CVA6, CV32E40X, CVE2)

Compiler support


- Seamless for RISC-V standard extensions (e.g. B)
- LLVM should ease the support of custom extensions
- Inline ASM possible for specific processing



Speed up your application
with a custom accelerator

Add extensions without fully
re-validating the core

CPU sub-system





This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales - © Thales 2018 All rights reserved.

Multi-sourcing



- For **ASIC targets** (32/64 bit)
- For **any FPGAs** (32 bit)



**Leverage your investment:
reuse your HW/SW
architectures throughout
your product range
(multi-sourcing: any ASIC
and FPGA vendors)**


This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales - © Thales 2018 All rights reserved.

HW implementations



| CV32A6 | FPGA | | | |
|---------------|--------------------------------------|----------|---------|-------|
| Frequency | 189 MHz | | | |
| Performance | 2.8 CoreMark/MHz 530 CoreMark | | | |
| Resources | 8,108 LUT | 4,534 FF | 12 BRAM | 4 DSP |
| Technology | Zynq UltraScale+ -3 | | | |
| Configuration | RV32IMA, 8K D\$ + 8K I\$, noFPU, MMU | | | |

| CV32A6 | ASIC | | | |
|---------------|--------------------------------------|--|--|--|
| Frequency | 900 MHz | | | |
| Performance | 3.09 CoreMark/MHz 2781 CoreMark | | | |
| Resources | 80 kgates | | | |
| Technology | 28 nm (worst case corner) | | | |
| Configuration | RV32IMA, 8K I\$ + no D\$, noFPU, MMU | | | |



Ongoing work.

More optimizations
are coming!

SW ecosystem



Boot and FW

- U-Boot
- OpenSBI



OS support


- Linux: 32 & 64 bit
- Yocto honister, Buildroot 2021.08
- FreeRTOS: 32 & 64 bit
- RTEMS 6
- CVA6 compatible with many others

Compiler

- Standard GCC (11.2, 13.1)
- Libraries: glibc (2.70), Newlib 4.3.0...
- CLANG/LLVM 16, RUST

Debug

- HW and baremetal: JTAG probe, OpenOCD, GDB 13
- Linux-based: GDB server, GDB/Eclipse IDE



Full open-source software ecosystem

Protect your HW investments


This document may not be reproduced, modified, adapted, published, translated, in any way, in whole or in part or disclosed to a third party without the prior written consent of Thales - © Thales 2018 All rights reserved.

Continuous integration (CI)

Leverages Google open-source components and OpenHW methodology

Next steps:

- Complete UVM testbench
- New test sequences
- 100% functional coverage (UVM-based)




Verification artifacts will be available as open-source.


Target is 100% verification coverage.

Complete open-source package

- CVA6 core
- Verification: testbench, sequences, ISS...
- Linux, FreeRTOS support
- SolderPad HW license (no contamination)



<https://github.com/openhwgroup/cva6>
<https://github.com/openhwgroup/cva6-sdk>
<https://github.com/openhwgroup/meta-cva6-yocto>



Evaluate CVA6 now for
your next products
generation


Open-source eases
collaboration.

Thales contributions: design of a 32-bit CVA6

Results

- Functional 32-bit version of the CVA6
 - 32-bit MMU for Linux (TRT)
 - New caches, register sizes and RF (Thales DIS)

Mainly supported by Thales DIS/INVIA.



CV32A6: RV32IMA[F][C]_Zicsr_Zifencei M/S/U [Sv32]

CV64A6 - RV64IMA[F][D][C]_Zicsr_Zifencei M/S/U/[H] [Sv39]

Thales contributions: FPGA optimizations

Results:

- Frequency improvement: +40% maximal frequency (↗ **140MHz**).
- Resources reduction: **-55%** of LUTs, **-61%** of FFs and **-75%** of BRAMs.
- Same CoreMark as the Xilinx proprietary Microblaze.
- The CV32A6 soft-core is becoming competitive in terms of PPA on Xilinx FPGAs.

What is coming next?

- Optimizations for Microchip PolarFire and Intel Stratix FPGAs.
- All optimizations will be made available soon in open-source (<https://github.com/openhwgroup/cva6>).

This TRT activity is supported by:



The **FRACTAL** project is funded under H2020 ECSEL GA n°877056

Thales contributions: Linux Yocto on CVA6 & debug

Up-to-date Yocto embedded Linux released:

- The most popular distribution generator for embedded systems
 - Linux kernel 5.10.7.
- 32- and 64-bit support
- Built upon **U-Boot** and **OpenSBI**



U-Boot



yocto
PROJECT

This TRT activity is supported by:



The **FRAC TAL** project is funded under H2020 ECSEL GA n°877056



The **TRIS TAN** project is funded under Horizon Europe KDT GA n°101095947

Debug environment

- Demo with debug toolchain (with Eclipse).

Available here:

<https://github.com/openhwgroup/meta-cva6-yocto>

<https://github.com/openhwgroup/cva6-sdk>

```

Terminal - u056@akira: -
Fichier  Édition  Affichage  Terminal  Onglets  Aide
10.880714] ohci-hcd: USB 2.0 Enhanced Host Controller (EHCI) Driver
10.891941] ohci-pci: OHCI PCI platform driver
10.900960] ohci-platform: OHCI generic platform driver
10.915255] ohci-hcd: USB 1.1 Open Host Controller (OHCI) Driver
10.922320] ohci-pci: OHCI PCI platform driver
10.938780] ohci-platform: OHCI generic platform driver
10.981005] usbcore: registered new interface driver us
10.996061] usbcore: registered new interface driver usb-storage
11.025183] mousedev: PS/2 mouse device common for all mice
11.129093] mc_spl: spl@0: 50Mhz host mmc, no WP, no poweroff, cd polling
11.163046] usbcore: registered new interface driver usbhid
11.172254] usbhid: USB HID core driver
11.235503] NET: Registered protocol family 10
11.41432] Segment Routing with IPv6
11.422707] sll: IPv6, IPv4 and MPLS over IPv4 tunneling driver
11.476620] NET: Registered protocol family 17
11.499038] ipnet: Installing IP2000 support
11.51132] Key type dns_resolver registered
11.524237] debug_vn_pgtable: [debug_vn_pgtable] Validating architecture page table helpers
11.635945] mmc0: host does not support reading read-only switch, assuming write-enable
11.648021] mmc0: new SDHC card on qpi
11.719816] mmcblk0: mmc0:0000 SD32G 28.9 GiB
12.02232] GPT: Primary header thinks Alt. header is not at the end of the disk.
13.039271] GPT: 3013049 != 60520591
13.047050] GPT: Alternate GPT header not at the end of the disk.
13.056001] GPT: 3013049 != 60520591
13.063239] GPT: Use GNU Parted to correct GPT errors.
13.078720] mmcblk0: p1 p2 p3
13.093754] random: fast init done
17.007801] EXT4-fs (mmcblk0p3): INFO: recovery required on readonly filesystem
17.079001] EXT4-fs (mmcblk0p3): write access will be enabled during recovery
49.403577] EXT4-fs (mmcblk0p3): recovery complete
49.664311] EXT4-fs (mmcblk0p3): mounted filesystem with ordered data mode. opts: (null)
49.680317] YES: Mounted root (ext4 filesystem) readonly on device 179:3.
49.811102] devtmpfs: mounted
49.840302] Freezing unused kernel memory: 212K
49.859604] Run /sbin/init as init process
98.479009] random: crng init done
103.404041] EXT4-fs (mmcblk0p3): re-mounted. Opts: (null)

cvc32a6-genesys2 login: root
login[00]: root login on 'tty9'

Yocto Live!


cvc32a6-genesys2:/home/root# uname -a
Linux cvc32a6-genesys2 5.10.7-yocto-standard #1 SMP Wed Jan 11 11:02:33 UTC 2023 riscv32 GNU/Linux
cvc32a6-genesys2:/home/root#
cvc32a6-genesys2:/home/root# ls -l
total 10
-rwxr-xr-x 1 [User] 1.0K 1.0K 1.0K 1.0K 1.0K 1.0K

```

Demo'22: Linux running on the CV32A6 softcore

Demonstrates maturity


- Implementation on the Genesys-2 FPGA board*
 - Kintex7 (XC7K325T-2FFG900C)
 - DDR3
 - Programmable over JTAG and Quad-SPI Flash
 - Ethernet Link with the host
- State-of-the-art boot flow
 - U-Boot
 - OpenSBI
 - Buildroot 2021.08
- Linux OS running



Ready for SW development

- GNU/Linux standard developer tools
- Eclipse IDE debug environment


Fully open source stack from software to hardware




*Also works on Microsemi Polarfire

Demonstrates performance

- Support of high-level software applications
- Implementation on the Genesys-2 FPGA board
 - Kintex 7 (XC7K325T-2FFG900C)
 - DDR3
 - PMOD-VGA connected to a monitor
- Yocto Linux OS
- VGA framebuffer integration
 - SVGA 800x600 at 60FPS
- Chocolate-doom
 - 15 FPS



Ready for Thales products
(e.g. augmented reality, embedded HMI)



Thales contributions: safety & security



Secure V (ANR)

- Context-dependent monitoring, run-time probes
- Dynamic memory management
- CFI use-case

Execution at RISC: Stealth JOP Attacks on RISC-V Applications

- L. Buckwell, O. Gilles, D. Gracia Pérez, N. Kosmatov
- <https://arxiv.org/abs/2307.12648>

Upcoming:

- Detection of execution flow anomalies in real-time embedded systems (PhD)
- Formal verification: ramping up on CVA6
- Safe multi-core
- Safety island

OpenHW Group & projects

OpenHW Group

- Non-profit, steered by its members
- Organized as tasks groups and projects
- Primary focus on production-grade IP (TRL5)
- Great home for research (TRL3)

Project phases

PC: Project Concept

*Why should OpenHW do this project?
Who's in?*

PL: Project Launch

*How is the project organized?
What are the main deliverables?*

PA: Plan Approved

*Feature list / specification
Project plan*

Project work

PF: Project Freeze

RTL Freeze checklist or other checklist



OpenHW Group
French members

THALES
Building a future we can all trust

DOLPHIN
DESIGN



S SCIENCES
SORBONNE
UNIVERSITE

GREENWAVES
TECHNOLOGIES

K KALRAY

Open-source hardware
boosts
innovation, impact,
influence & recognition

RISC-V student contest

Organized by



Objectives

- Promote RISC-V and computer architecture in French education
- Extend RISC-V and OpenHW communities
- Strengthen industry-academy connections

Past editions

- 2020-2021: Improve CV32A6 FPGA performance
 - 13 teams from 10 universities
 - Awarded: Télécom Paris, U. Toulouse III
- 2021-2022: Improve CV32A6 energy efficiency
 - 12 teams from 7 universities
 - Awarded: U. Strasbourg (2 teams), IMT Atlantique
- 2022-2023: Focus on CV32A6 cybersecurity
 - 19 teams from 14 universities
 - Awarded: INSA Toulouse, CentraleSupélec



RISC-V student contest: what's coming?

2023-2024: Accelerating AI applications on CV32A6

- Modify CV32A6 architecture to accelerate a CNN recognizing MNIST digits
- Skills: Digital electronics, HDL, simulation, computing architecture, embedded programming, AI acceleration, FPGA
- Teams up to 4 master students presented by French academies
- Prizes: 5000 € + 3000 €
- Timeline:
 - Good fit for academic projects
 - November 2023: technical kit available
 - May 13th, 2024: deadline to submit results
- Contacts and registration:

jerome.quevremont@thalesgroup.com

sebastien.pillement@univ-nantes.fr

pascal.benoit@lirmm.fr

Conclusion

Development of an industrial-grade open-source processor

- TRT is focusing on the CV32A6 soft-core optimized for FPGAs and its Linux support

A fast growing HW/SW ecosystem around CVA6

- New industrials are joining the initiative, as well as new academics labs

A good sandbox to ease collaborative work between academics and industrials

- And working together will prevent fragmentation

“Technology is best when it brings people together”
Matt Mullenweg

Acknowledgements

These RISC-V and open-source hardware activities at TRT receive funding from several projects:



The FRACTAL project has received funding from the Key Digital Technologies Joint Undertaking (KDT JU) under grant agreement No 877056. The JU receives support from the European Union's Horizon Europe research and innovation programme and Spain, Italy, Austria, Germany, Finland, Switzerland.



The TRISTAN project receives funding from the Key Digital Technologies Joint Undertaking (KDT JU) under grant agreement No 101095947. The JU receives support from the European Union's Horizon Europe research and innovation programme and Austria, Belgium, Finland, France, Germany, Italy, the Netherlands, Poland, Romania, Switzerland, Turkey.



The ISOLDE project receives funding from the Key Digital Technologies Joint Undertaking (KDT JU) under grant agreement No 101112274. The JU receives support from the European Union's Horizon Europe research and innovation programme and Austria, the Czech Republic, France, Germany, Italy, Romania, Spain, Sweden, Switzerland.



The NeuroSoC project is funded by the European Union's Horizon Europe research and innovation programme under grant agreement No 101070634.



Thank you.

